Santa Cruz, Calif. — Verific Design Automation Inc. aims to put the SystemVerilog language on the desktop of every chip designer, though indirectly. The company this week is rolling out what it calls ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results